A buffer minimization problem for the design of embedded systems

A buffer minimization problem for the design of embedded systems

0.00 Avg rating0 Votes
Article ID: iaor20061684
Country: Netherlands
Volume: 164
Issue: 3
Start Page Number: 669
End Page Number: 679
Publication Date: Aug 2005
Journal: European Journal of Operational Research
Authors: ,
Keywords: networks
Abstract:

We consider a set of tasks, each of them is composed by a set of sequential operations, and a set of buffers. Each buffer b is defined between two tasks Ti and Tj and is managed as a first-in-first-out structure. Some operations from Ti write data to the buffer b, others from Tj get data from b. The writings and readings generate precedence constraints between the operations. The limitation of the size of the buffers generates another set of precedence constraints between them and circuits in the precedence graph may appear. In this case, there is no feasible schedule for the operations. The aim is to determine the size of each buffer such that the global surface of the buffers is minimized and there is no circuit in the precedence graph. We prove that this problem is polynomial for two tasks using a flow algorithm. We also prove that it is NP-complete in the strong sense for three tasks.

Reviews

Required fields are marked *. Your email address will not be published.