Browse Papers
From IFORS
Contact Us
English
Remember me
Login
Forgot password?
Alexandre A. Andreatta
Information about the author Alexandre A. Andreatta will soon be added to the site.
Found
1 papers
in total
Date Descending
Date Ascending
Title Descending
Title Ascending
A graph partitioning heuristic for the parallel pseudo-exhaustive logical test of VLSI combinational circuits
1994
The logical test of integrated VLSI circuits is one of the main phases of their design...
Papers per page:
6 Papers
12 Papers
24 Papers
36 Papers
48 Papers
